How to estimate the required buffring for a clock after place and route?

Status
Not open for further replies.
A

alzomor

Advanced Member level 2
Joined
Jun 9, 2005
Messages
674
Helped
39
Reputation
78
Reaction score
8
Trophy points
1,298
Location
Germany
Activity points
6,406
Hi

Is it possible to do Clock tree synthesis "CTS" for vertix-4 FPGA using Xilinx ISE ?
And if possible How to do it?

How to estimate the required buffring for a clock after place and route?

Salam
Hossam Alzomor
www.i-g.com
 

Re: Clock tree synthesis

alzomor said:
Hi

Is it possible to do Clock tree synthesis "CTS" for vertix-4 FPGA using Xilinx ISE ?
And if possible How to do it?

How to estimate the required buffring for a clock after place and route?

Salam
Hossam Alzomor
www.i-g.com
Click to expand...

In case of FPGA you can not do CTS, It is purely an ASIC part. Clock Routing resources are already available inside the FPGA. However You can select the low skew lines for your clock signal while doing synthesis with ISE. Low skew lines are specifically provided in the FPGA fabric for clock and other critical signals.

Salam
 

    A

    alzomor

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…