Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to do in Conformal?

Status
Not open for further replies.

mic_huhu

Member level 3
Joined
Dec 16, 2004
Messages
63
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
499
Hi,all

when I use Conformal to do function equivalence check, the synthesised netlist has deleted some useless registers' bits ,so some unmapped pints comes up when comparing with RTL code. How to do?


with many thanks.

Johnny
 

check in RTL
 

synthesis tool will optimizes the design by removing redundancy, etc..

it can optimize nets. ex: DC will optimize the nets or logic. if it only optimizes nets, then no problem. conformal works on logical equivalence check. as the logic is remained in the netlist, conformal matches RTL & netlist even some nets are optimized away.there will be no unmathed points unless really a mismatch is there.

the synplifypro tool optimizes even the registers. & synplifypro generates some files for conformal tool. (those will be in encrypted format.) so conformal can work properly.

the new version of DC optimizes registers also. at that time, there is a mismatch in key points. i didn't work on newer version of DC. i too don't know how to do formal verification in this scenario.
 

set_dont_touch for all registers
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top