matrixofdynamism
Advanced Member level 2
When we compile project in Altera Quartus ii, at the end we get resource usage. This gives total usage of logic elements, dsp slices and memory bits.
Is it possible to find how many fpga resources were used per component instance in design hierarchy and also per process?
Is it possible to find how many fpga resources were used per component instance in design hierarchy and also per process?