Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to design this OTA for a maximum GBW?

Status
Not open for further replies.

Mike28

Newbie level 1
Joined
Apr 20, 2015
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
14
So I am trying to design an OTA to meet the following specs:

Specs.png

Plus the following constraints:
 The maximum allowed transistor width is W=100um.
 The maximum allowed transistor length is L=20um.
 The maximum allowed capacitance (if you use Miller compensation) is Cc=2pF.
 The supplies are Vss=0 & Vdd=1.8V.

______________________________________________________________________________

I decided to go with the typical 2 stage miller OTA:

Circuit.png

and the best result I got was (while meeting the specs) GBW = 20 MHZ.

______________________________________________________________________________


  • Is the miller OTA suitable for this design problem?
  • Is there any rule of thumb on choosing the transistor's W and L?
  • What is the maximum GBW that I can achieve while meeting the specs? (this will help decide if my design was okay, at least.)

NOTE: I checked few posts in the forum, and I saw a lot of designers suggest using the RFC OTA. I checked it and its design seems to be 10 times harder than the Miller OTA (I am still new to the analog design :grin:)
 
Last edited:

Dominik Przyborowski

Advanced Member level 4
Joined
Jun 6, 2013
Messages
1,008
Helped
458
Reputation
918
Reaction score
438
Trophy points
1,363
Location
Norway
Activity points
7,531
Try with classical telescopic and/or folded cascode designs and check what are You can get for different classic topologies but it is possible that for given load and power consumption a GBW around 25 MHz is a maximum what You are able to obtain.

RFC provides higher GBW due to higher transconductance achieved through positive feedback
 
  • Like
Reactions: Mike28

    Mike28

    Points: 2
    Helpful Answer Positive Rating

deepsetan

Advanced Member level 4
Joined
May 8, 2013
Messages
119
Helped
6
Reputation
12
Reaction score
5
Trophy points
1,298
Location
Malaysia
Activity points
2,137
So I am trying to design an OTA to meet the following specs:

View attachment 116641

Plus the following constraints:
 The maximum allowed transistor width is W=100um.
 The maximum allowed transistor length is L=20um.
 The maximum allowed capacitance (if you use Miller compensation) is Cc=2pF.
 The supplies are Vss=0 & Vdd=1.8V.

______________________________________________________________________________

I decided to go with the typical 2 stage miller OTA:

View attachment 116642

and the best result I got was (while meeting the specs) GBW = 20 MHZ.

______________________________________________________________________________


  • Is the miller OTA suitable for this design problem?
  • Is there any rule of thumb on choosing the transistor's W and L?
  • What is the maximum GBW that I can achieve while meeting the specs? (this will help decide if my design was okay, at least.)

NOTE: I checked few posts in the forum, and I saw a lot of designers suggest using the RFC OTA. I checked it and its design seems to be 10 times harder than the Miller OTA (I am still new to the analog design :grin:)

Hi,

1. It normally depends on how you manipulate the design.
2. Yes. Your sizing and biasing current will determine you amplifier specs. Like from your diagram, if you increase W for Q1 and Q2, you will found that your gain will increase. The basic rule is by understand the square law concepts.
3. It's all depend on how you manipulate the design especially your transistor sizing and biasing current.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top