Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
No It is not possible to 'design' an adc or dac using vhdl/verilog.
However it is possible to 'model' an adc or dac using vhdl/verilog
You dont HAVE to use ams if you dont want to. Simple ADC and DAC can be modelled using simple vhdl/verilog
hope it helps,