Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to design a pure coms process bandgap?

Status
Not open for further replies.

ysz

Member level 2
Joined
Aug 14, 2004
Messages
44
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
fujian china
Activity points
442
I want to design a pure cmos process bandgap, but I haven't a parasite triode sim library, does any body has the lib file?
 

you can use a mos transistor
 

if don't have parasitic bjt,you can use pure CMOS to get a cmos voltage reference.But it's not called bandgap. You can find some papers about cmos voltage reference in IEEE.
 

Which process are you using?
 

ask the foundry for a bjt model
 

quanble said:
if don't have parasitic bjt,you can use pure CMOS to get a cmos voltage reference.But it's not called bandgap. You can find some papers about cmos voltage reference in IEEE.

I have to use parasitic bjt, but I have not the bjt model.

Added after 6 minutes:

sunking said:
ask the foundry for a bjt model

They have no parasitic bjt model.

Added after 15 minutes:

rajanarender_suram said:
This might be helpful for u

tks a lot! I'm studying the article.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top