anushkannan81
Newbie level 5
I have designed a CML D latch. but to proceed for frequency divider, i have to connect clock input to Positve edge of One latch and negative edge of another latch. So two latches are connected and ouput of negative edge is fed back as input to first D latch. Kindly reply me how to proceed.