Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to design a clock recovery module?

Status
Not open for further replies.
Joined
Sep 3, 2007
Messages
853
Helped
66
Reputation
132
Reaction score
16
Trophy points
1,298
Activity points
0
Clock recovery

Hi,
I think about designing a Clock recovery module.
How should i proceed ?
 

plusminus

Full Member level 1
Joined
Jul 27, 2007
Messages
96
Helped
15
Reputation
30
Reaction score
3
Trophy points
1,288
Location
the Netherlands
Activity points
1,804
Re: Clock recovery

Where do you want to recover your clock from?

Manchester code?
 

Joined
Sep 3, 2007
Messages
853
Helped
66
Reputation
132
Reaction score
16
Trophy points
1,298
Activity points
0
Clock recovery

Hi plusminus,
Yes for the first version of the design i will recover the clock from a serial Manchester Coded signal. For the second version, and in the hope of reducing power due to switching activity, the recovery will be from a NRZ coded signal.

Added after 2 hours 50 minutes:

VHDL will be used as specification language. Please teel me how to proceed.
 

nxtech

Full Member level 5
Joined
Jun 13, 2007
Messages
258
Helped
17
Reputation
34
Reaction score
2
Trophy points
1,298
Location
NO HIDDEN LINKS
Activity points
2,772
Re: Clock recovery

Your question on how do I proceed tells me that you dont truly understand the basics of Manchester or NRZ encoding. If you did then you would understand how to pull the clock signal from either encoding method.

Take sometime and do some research before you start a project like that.

E
 

Joined
Sep 3, 2007
Messages
853
Helped
66
Reputation
132
Reaction score
16
Trophy points
1,298
Activity points
0
Clock recovery

In fact I am new in this domain. That I wanna know is to understant the recovery principle. The thing that i couldn't understand is how to generate the clock from a signal when there we hava a sequece of '1' or '0'. You can consider the worst case obtained in a simple non coded signal.
 

plusminus

Full Member level 1
Joined
Jul 27, 2007
Messages
96
Helped
15
Reputation
30
Reaction score
3
Trophy points
1,288
Location
the Netherlands
Activity points
1,804
Re: Clock recovery

The total story is a bit to long to explain but in essence it works like this:

At the transmitter side you multiplex the bitstream data with a clock ( exor ).
At the receiver side you can extract the data and clock by a (D)PLL circuit.



See also: http://www.xilinx.com/bvdocs/appnotes/xapp339.pdf
http://www.ee.iitm.ac.in/~balajis/EE500/Manchester.pdf [/img]
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top