Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to decide on the depth of the FIFO according to the speed of the two sides?

Status
Not open for further replies.

varkylin

Junior Member level 2
Joined
Sep 30, 2007
Messages
23
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,283
Activity points
1,429
Hi all:
How do i decide the depth of the FIFO according to the speed of the two sides.
thank you very much
 

anssprasad

Member level 5
Joined
Jun 29, 2007
Messages
82
Helped
12
Reputation
24
Reaction score
3
Trophy points
1,288
Activity points
1,725
Re: depth of the FIFO

The depth of the fifo should be such that there would not be an overflow when you have high speed write clk and a low speed read clk.
 

shavakmm

Member level 4
Joined
Oct 6, 2007
Messages
75
Helped
9
Reputation
18
Reaction score
6
Trophy points
1,288
Location
Bangalore
Activity points
1,707
Re: depth of the FIFO

Size of the FIFO basically refers to the amount of data available at a given time. In asynchronous FIFO this depends on both read and write clock domain frequencies and number of data written and read (data rate). Data rate can vary depending on the two clock domain operation and requirement (and of course frequency!). The worst case condition is the maximum data rate difference between read and write clock. This can happen when data rate of writing operation is maximum and for read operation data rate is minimum.


Let fwrite--> be the frequency of write clock domain
Fread--> be the frequency of read clock domain.
Bmax--> burst of data written or maximum number of data bytes can be written
Bwrite--> number of bytes that is written per clock cycle
Bread-->number of bytes that is read per clock cycle

Then FIFO size can be given by,

Fsize=Bmax- [Bmax.fread.Bread/fwrite.Bwrite]

If number of bytes read or written per clock cycle is one then we have,

Fsize=Bmax-[Bmax.fread/fwrite]

In our case, fwrite=10 MHz

Fread=2.5 MHz

Let Bmax=2 then Fsize=2-[(2*2.5)/10] =2-0.5=1.5~2


If Bmax=5, then Fsize=5-[(5*2.5)/10]=5-1.25=3.75~4.
 

lubee

Junior Member level 2
Joined
Oct 4, 2007
Messages
20
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,398
Re: depth of the FIFO

yeah,i do agree with the bro. of the 4th floor.
 

foster_cn

Member level 4
Joined
Jan 14, 2003
Messages
73
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,288
Activity points
442
depth of the FIFO

I think, the FIFO size is not decided by the speed of the two side, normally is depend on the burst size the maximum fetch size. and how is the exact depth, is case by case.
 

Joined
Sep 3, 2007
Messages
853
Helped
66
Reputation
132
Reaction score
16
Trophy points
1,298
Activity points
0
depth of the FIFO

This question has been posted in this forum many times. Try to find this posts.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top