Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to create a xilinx project ,file and how to synthesis it

Status
Not open for further replies.

shobha

Newbie level 1
Joined
Jan 12, 2006
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,286
doubt.....

i have a doubt on xilinx.my query is,
how to create a xilinx project ,file and how to synthesis it.help me.
 

no_mad

Full Member level 5
Joined
Dec 10, 2004
Messages
272
Helped
30
Reputation
60
Reaction score
11
Trophy points
1,298
Location
Naboo
Activity points
2,357
doubt.....

Hi shobha,

First u need xilinx ISE webpack version and u can download it for free from xilinx website.

Then, u read the user guide on how to use it or u can try xilinx tutorial.

Next, if u face any probs or errors u can write to this group or u go to xilinx mysupport website to get the answer to ur probs.

http://www.xilinx.com/support/mysupport.htm

Hope it helps... n enjoy learning :)
-no_mad
 

echo47

Advanced Member level 5
Joined
Apr 7, 2002
Messages
3,942
Helped
636
Reputation
1,270
Reaction score
88
Trophy points
1,328
Location
USA
Activity points
33,183
doubt.....

I assume you have already written your Verilog or VHDL code. If you've never written any HDL, try this simple Verilog 8-bit counter. Save it to a filename such as top.v
Code:
module top (clk, count);
  input             clk;
  output reg  [7:0] count=0;

  always @ (posedge clk) begin
    count <= count + 1;
  end
endmodule
1. Launch ISE Project Navigator (I'm using ISE Foundation 8.1i).
2. Click File -> New Project -> enter desired projectname/location -> HDL -> Next.
3. Choose your device type -> Next.
4. Click Next to skip the Create New Source dialog.
5. Click Add Source -> navigate to your Verilog/VHDL source file -> Open -> Next.
6. Click Finish -> Ok to accept all your project creationg settings.
7. In the Processes tab, double-click Generate Programming File.
8. In a few seconds (or minutes or hours), it should synthesize, then place-and-route, and then create a configuration file that you can download to your device.
9. To see the routed chip layout, in the Processes tab, expand Implement Design, then expand Place & Route, then double-click View/Edit Routed Design (FPGA Editor). To zoom-in, use Ctrl-Shift-click-drag. To zoom out press F6.

My example does not constrain any pin locations, so ISE will choose them semi-randomly.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top