Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to correct design with timing violations found by PrimeTime?

Status
Not open for further replies.

coolrak

Member level 4
Joined
Aug 16, 2005
Messages
73
Helped
4
Reputation
8
Reaction score
0
Trophy points
1,286
Activity points
1,989
Hi Everybody,

First wish you a happy new year

I would like to know how we do corrections to the design on which PrimeTime has reported the timing violations. I understand that using PT we can generate a script file which can be used to resynthesize the design using DC. or an ECO file at the backend.

So I would like to know how to write the scripts file to clear the timing violations. Should we change the constraints manually or PT will do it automatically

If possible give me some pointers where I can get some detailed info

Thanks in advance
 

vvvvv

Member level 1
Joined
May 18, 2004
Messages
39
Helped
9
Reputation
18
Reaction score
0
Trophy points
1,286
Activity points
518
Re: PrimeTime Query

see this links :
**broken link removed**
**broken link removed**
 

philewar

Member level 4
Joined
Mar 17, 2002
Messages
72
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,288
Location
Shanghai
Activity points
489
PrimeTime Query

First, you should ensure it's a true violated path. So you should dive into RTL and documents, maybe talk with front-end designer.
In report_timing, you are able to use -justify to verify ture or false path. Please refer to documents for detail.
As a professional, you are not allowed to modify the constraints w/o any true reasons.
 

Nandy

Advanced Member level 4
Joined
Dec 16, 2005
Messages
116
Helped
6
Reputation
12
Reaction score
4
Trophy points
1,298
Location
San Jose CA
Activity points
2,399
Re: PrimeTime Query

Fixing timing violations have two parts. Functional fix and none-functional fix.
1. Functional fix will touch RTL function. If no re-synthesis is allowed, you can come up a PT script(reflecting RTL changes) to apply on netlist. The ECO tool, GOF, from nandigits can do this job perfectly, take a look at following link. At the end there is a PT script listed.
https://www.nandigits.com/eco_insert.htm
2. None-functional fix doesn't touch RTL. By checking PT report, you figure out some cells can be upsize/downsize to solve setup/hold time. Take a look at
https://www.nandigits.com/eco_modify.htm

Hope it helps.

Nandy
www.nandigits.com
Netlist Debug/ECO in GUI mode.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top