Non AMP

How to convert XC9536XL jed file to Boolean equations?

Thread starter yangyunxing
Start date Aug 5, 2008

Status: Not open for further replies.

Aug 5, 2008

#1

Y

yangyunxing

Newbie level 6

Who knows how to reconstruct source codes from xilinx jed file.

Status: Not open for further replies.

Similar threads

M
How to instantiate another vhd file inside testbench, where the testbench is used for opening files
- Started by metamisers
- Jan 6, 2024
- Replies: 6
PLD, SPLD, GAL, CPLD, FPGA Design
Z
Converting XC7300 .PLD file to .HEX
- Started by Zag4cpld
- Jun 4, 2023
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design
K
explanation of how to translate C code into verilog
- Started by keikaku
- Mar 5, 2024
- Replies: 10
PLD, SPLD, GAL, CPLD, FPGA Design
L
Delay Line Time To digital Converter
- Started by Lizwi
- Mar 3, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
S
how to set global include in synplify, like vivado "set global include"
- Started by skyworld_cy
- Dec 21, 2023
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design