posedge triggered JK FF = -ve jk latch + +ve jk latch
latch can be designed using transmission gates easily.
for the latch design go through the book "CMOS fundamentals" (the title will be like that. i dont know the exact title, all most all people will follow that book)