Every PLL will have a range of static timing error (offset
variation, loop amp gain, kV) and I would think it useful to
create corner timing cases expressing that range (plus a
bit of design margin, perhaps to cover the excursions of
phase / freq during any phase slewing). Any relation to
other signals (such as the source data in a CDR app) will
want to be expressed or embedded.