Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to choose a proper cap ratio in a sigma delta adc?thanks

Status
Not open for further replies.

xuanmulidong

Newbie level 5
Joined
Dec 7, 2005
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,347
For a 1st sigma-delta adc, max input voltage is 3v, reference voltage is 0.75V. Cs is the sample cap, Cf for the reference feedback cap.

I found only when the relation below is true, the adc works normally:

Vin_max *Cs=Vref*Cf. That means Cs/Cf=1/4.

Can some one give me an explanation? It is a basic and pratical problem when a designer starts to build a sigma delta adc, but I found nothing about this in books.

Thanks very much!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top