Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to check a forward bias junctions (related to latch-up) in a circuit simulation

Status
Not open for further replies.
A

allennlowaton

Full Member level 5
Joined
Oct 5, 2009
Messages
247
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,298
Location
Taiwan
Activity points
3,068
good day EDA fellows..

I had this one question..
I am doing a charge pump for the LED. I have two powerPMOS.
How can I check any forward bias junctions in the circuit?
Something any relation with latch-up.
Can I obtain these information in the .lis file?

Thank you for anyone who can share his ideas and experience.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top