Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to Capture 32-bit Data

Status
Not open for further replies.

spartanthewarrior

Full Member level 2
Joined
Jun 13, 2007
Messages
122
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
2,142
Hi all,

Can any body tell me that

How can we capture data from SLOW-CLOCK domain to FAST - CLOCK domain

and VICE-VERSA.
 

Hi,

To latch the fast clock data to slow clock devices, you have to use demultiplexing method. To latch slow clock data from fast clock devices, it is easy, synchronise the clocks.

If you need more details, don't hesitate to contact me.

Regards,

N.Muralidhara
CRL-BEL
 

Hi Murali,
to my knowledge, to latch data from fast to slow clock, i've come across async fifo being used as a method.

i'm curious to know, how is it that demultiplexing can be used if my fast clock is say, 100 Mhz and my slower clock is say 30 Mhz.

Another question would be about the demultiplexer itself. By definition, demultiplexer is one which is sending an incoming data into more than one outputs based on a select signal. but, on my slower clock domain, i'll have only one data output. So, the demuxed data will go into the same output bus? I'm a little bit confused about this point also. If you could clarify, it'll be really nice.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top