Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to call parameter outside verilog

Status
Not open for further replies.

yannsun

Newbie level 4
Joined
Apr 18, 2007
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,344
Hi all,
If a parameter "i" defined in verilog code, but not evaluated, how to call the value outside the code, in SHELL?
Thanks.

Code:
code
-------
module any();
define i; // 
...
...
...
endmodule

Code:
SHELL
-------
set i=$var
 

run simulator with option +FINISH=10000

inside verilog-code:

integer stop_clock;
if ($value$plusargs("FINISH=%d", stop_clock))
begin
...
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top