Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to Calculate Total Gate Count / Throughput & Area of Design in xilinx

Status
Not open for further replies.
Z

Zktanoli

Newbie level 2
Joined
May 9, 2011
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,291
HELP................!

How to Calculate Total Gate Count / Throughput & Area of Design in xilinx

Thanks
 

u could read the ISE report
 

thanks yadog

ISE has several reports, which one to go with plx ?
 

Design Summary => Summary => Device Utilization Summary
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top