Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to calculate the aligned address

Status
Not open for further replies.

dll_fpga

Full Member level 3
Full Member level 3
Joined
Mar 9, 2011
Messages
185
Helped
19
Reputation
38
Reaction score
21
Trophy points
1,298
Location
kerala,India
Activity points
2,416
Please help me understand the concept of aligned address and how to calculate it?

I saw the below equation from AXI spec
Aligned_Address = (INT(Start_Address / Number_Bytes) ) x Number_Bytes.
 

If you want to access 4 bytes, your address must be aligned to 4. i.e. 0, 4, 8, 12..

Addresses 1, 2, 3 are non aligned to a 4 byte boundary.
 

If you want to access 4 bytes, your address must be aligned to 4. i.e. 0, 4, 8, 12..

Addresses 1, 2, 3 are non aligned to a 4 byte boundary.

Is it required to be always a power of 2

can it be 0 5 10 to access 5 byte info?
 

Yes, it must be a power of two. See the allowed values for ARSIZE or AWSIZE. There is only one SIZE value that is used for each beat within a burst.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top