Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Add supply voltage source first. Set supply voltage for practical application.
Add periodical signal for CK.
If you are not sure about the application, just connect QB to D as 1/2 frequency divider.
Here, QB is input of I6.
And run HSPICE and probe the current of the supply voltage.
I am not able to understand your answer. If you can elaborate your answer, it would be better for me.... can i calculate leakage power if i connect 0 to both clock and input and then calculating current across Vdd???????
Thanks for your reply.... i wanted to ask one more thing related to dynamic power. the circuit for i want to calculate power is positive edge triggered D filp-flop. when we will apply waveforms at D-input and clock, there may be the conditions in one clock cycle when clock is zero and input is switching. i want to ask that power related to this condition will be considered as dynamic power or not????
I am having Problem with my code that total power consumed in one clock is less than the leakage power. This means that dynamic power consumed in that clock will come negative. I m attaching the code and waveforms....(upper waveform is input & lower waveform is clock)
Even if your simulation is correct, it can't be concluded as that. When you simulate dynamic condition, the voltage condition is not exact as that for leakage power simulation. So it is possible leakage power in dynamic condition is smaller than that in static case.