Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to built stack up this board ??

Status
Not open for further replies.

kabaleevisu

Advanced Member level 2
Joined
Apr 14, 2010
Messages
616
Helped
85
Reputation
170
Reaction score
81
Trophy points
1,308
Location
Chennai,India
Activity points
4,512
Hi all ,
i am go to design TMS320C5505 fixed point signal processor board i have the schematic but i don't know how to built stack-up for this schematic which contain linear regulator ,UART, JTAG ,connector USB ,LCD and Ultra Low Power Stereo Audio Codec are the peripheral .

1.how to built stack-up ,depends on pin counting or depends on nets in schematic
(package is BGA going to use)
2.is it possible built stack-up own it self ?
1.address ,data,GPIO signal are need to length matching ???
2.what are signal need SI analysis and how to analysis own itself ?


please revert for this post
 

There are lots of app notes, data sheets andprobably demo boards on the Ti site.
 

Hi ,
finally you got a good board to design... it depends on you board size , and total net connection and BGA pin count , and number of power in your board. you cant assume and do it once all component is ready to place then you can plan it .
yes you have to length match address ,data ,gpio signals. you have to match the signals as per in datasheet of memory device.maintaining length less is good. if you are using allegro there is tool allegro SI, there you can see the reports of crosstalk.parallelism and other lot of things.

Regards
Praveen Bhat
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top