Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to avoid clock,signal and reset violations when doing scan insertion?

Status
Not open for further replies.

S.Nikhil

Member level 1
Joined
Oct 9, 2007
Messages
34
Helped
18
Reputation
36
Reaction score
17
Trophy points
1,288
Activity points
1,553
Hi everyone!

While attempting to do scan insertion for a desig, I am finding many uncontrollable clock and uncontrollable asyncrhonous signals like set and reset violations.

Can anyone guide me on how to avoid these violations?

Can anyone send me the necessary commands to perform autofix in xg mode.

Thanks
Nikhil
 

varkylin

Junior Member level 2
Joined
Sep 30, 2007
Messages
23
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,283
Activity points
1,429
Scan Insertion

hi you can use the signal of Test Mode to fix the set and reset signal . when have hold violation,you can use transparent latch .
 

lakshman.ar

Member level 5
Joined
Nov 29, 2006
Messages
88
Helped
12
Reputation
24
Reaction score
4
Trophy points
1,288
Location
Bangalore
Activity points
1,849
Scan Insertion

uncontrollable clocks are those which come out frm a combo logic ( dividers ..etc)
when doin DFT, all the controls of the FF must be wrt to the TEST EN signal,
in the sense once if TEST EN =1, then automatically the entire ship should be in scan mode .... for this all the clock of the FF should be controllable externally ( at pin level)

werver u get a "uncontrollable clk" or , pls do the following
1) MUX the functional CLK with the "test clk" with the TEST EN as the select line and then givethe o/p of mux as the input to the FF ( so that wen TEST EN =1, the test clk will be given to all the FF and wen TEST EN=0, the chip functions with normal clock )

pls lemme kno, if u hv ne concerns

WBR
Lakshman
 

raul_777_h

Newbie level 6
Joined
Dec 27, 2007
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,327
Scan Insertion

You can use autofix feature of DFT compile to fix uncontrollable case.
 

mohaddin

Newbie level 6
Joined
Nov 24, 2005
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,328
Scan Insertion

Hi

Good man

Lucky me

Regards

Mohi baba
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top