how to assign values to wire in verilog

badari259 · Apr 10, 2015

i know that initially it's value will be z. but this makes my mac unit not to add and accumulate. the adder is adding the multiplied result to the wire whose initial value is z. what should i do? please help me. thanks.

mrflibble · Apr 10, 2015

badari259 said:
i know that initially it's value will be z. but this makes my mac unit not to add and accumulate. the adder is adding the multiplied result to the wire whose initial value is z. what should i do? please help me. thanks.

You should show the code for your mac unit.

Not sure if you should actually be using an assign, but since you ask for it and show no code to base better advice on ... https://www.asic-world.com/verilog/synthesis3.html

how to assign values to wire in verilog

badari259

Newbie level 2

mrflibble

Advanced Member level 5

Similar threads

how to assign values to wire in verilog

badari259

Newbie level 2

mrflibble

Advanced Member level 5

Similar threads

Privacy & Transparency

Privacy & Transparency