How the gain of vco influence the jitter of pll?

Status
Not open for further replies.
X

xihuwang

Member level 2
Joined
Oct 23, 2007
Messages
46
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,595
Hi:

In my pll design, the vco 's gain is small for the load cap is bigger than
normal (using H-gate mos transistors) .
So, my question is how badly the low gain of vco will increase the
phase offset between output and reference , and the output jitter ?
 

In a type 2 PLL, it does not affect the static phase offset a bit., and it reduces the output jitter. The static phase offset is created only because of path mismatches in PFD and current and switching mismatches in CP. The control voltage will experience small jumps every reference period and a low KVCO is required to reduce the impact of these reference spurs at the output. In general KVCO should be as low as possible after it fulfills the tuning range requirement.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…