Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how setup and holdup time of D flipflop is calculated?

Status
Not open for further replies.

argha

Junior Member level 1
Joined
Mar 1, 2015
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
106
can anybody explain me how to calculate setup and holdup time of d flipflop?

thank you in advance..
 

dshoter13

Member level 4
Joined
Oct 20, 2014
Messages
72
Helped
4
Reputation
8
Reaction score
4
Trophy points
8
Activity points
619
Setup time is the minimum amount of time that the signal has to be held steady before the clock event, so the sampling will occur without problems.. You have to do a "sweep" in the time interval between the data signal (arriving), and the clock signal arrives.. the minimum amount of time between the data and clock that can put the output (Q) with the same value of D, is your Setup Time.
Hold time is the minimum amount of time that the data signal should be held after the clock event in order to be correctly sampled. Once again, you can sweep that difference in time, and check the minimum time.
Matematically, I think it is very hard to get those times.. you can try to do some "first order" analysis in your flip-flop to understand what stage is going to be critical for setup/hold time, but measuring it is going to be hard. But wait for someone else to awnser.

With best regards.
 
  • Like
Reactions: argha

    argha

    points: 2
    Helpful Answer Positive Rating

deepsetan

Advanced Member level 4
Joined
May 8, 2013
Messages
119
Helped
6
Reputation
12
Reaction score
5
Trophy points
1,298
Location
Malaysia
Activity points
2,137
can anybody explain me how to calculate setup and holdup time of d flipflop?

thank you in advance..
Hi,

thold tsetup.png

Above you can see is the timing diagram d flip-flop. It's relation between your CLK and input D. Normally, the value of tsetup and thold for d flip flop is given in the datasheet. Do you really need the calculation? In digital design, we normally calculate the setup time constraint and hold time constraint of our design.
 

argha

Junior Member level 1
Joined
Mar 1, 2015
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
106
yes ..... @deepsetan @dshoter13 can you be more elaborate on the explanation ?
 

sharath666

Advanced Member level 2
Joined
Apr 4, 2011
Messages
552
Helped
126
Reputation
252
Reaction score
124
Trophy points
1,323
Location
India
Activity points
3,830
You cannot calculate it for a flip flop. It is fixed and specified in the datasheet. It will vary based on the process..
 

argha

Junior Member level 1
Joined
Mar 1, 2015
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
106
common sharath666...... i know it is provided in db files with different combination of making d flipflop. it will be different for different d flipflop based on their internel design.... but how it is calculated????

well.... this was one of my interview question..
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top