ccchang
Junior Member level 2
- Joined
- Nov 14, 2007
- Messages
- 21
- Helped
- 1
- Reputation
- 2
- Reaction score
- 1
- Trophy points
- 1,283
- Location
- Penang Island, Malaysia
- Activity points
- 1,481
Greetings,
As mentioned in PCI 2.2 spec, the PCI I/O space size for a target device is determine by sending FFFFFFFFh to the base address register and read back the register value which hardwired to 0 (ground) for lower few bits to determine the I/O space size. Only then the actual base address will be send the the same register for information storing.
However, I did not see the 32 bits 1s being send by BIOS to the base address register. What should i do to fix this ?
Thanks.
Best Regards,
CCChang
As mentioned in PCI 2.2 spec, the PCI I/O space size for a target device is determine by sending FFFFFFFFh to the base address register and read back the register value which hardwired to 0 (ground) for lower few bits to determine the I/O space size. Only then the actual base address will be send the the same register for information storing.
However, I did not see the 32 bits 1s being send by BIOS to the base address register. What should i do to fix this ?
Thanks.
Best Regards,
CCChang