Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How many leakage current is reasonable for a chip (10V) ?

Status
Not open for further replies.

Areky_qin

Advanced Member level 4
Joined
Jan 29, 2005
Messages
100
Helped
8
Reputation
16
Reaction score
3
Trophy points
1,298
Activity points
598
chip leakage?

Hi, someone could tell me how many leakage current is reasonable for a chip, when power supply is 10v? eg, pmos must have leakage from n-well substrate to p-implant, nmos have leakage from n-implant to p-well, most of the full chip leakage is led via those two path. Thanks
 

paulux

Advanced Member level 4
Joined
May 16, 2005
Messages
112
Helped
11
Reputation
22
Reaction score
2
Trophy points
1,298
Activity points
2,339
Re: chip leakage?

The leakage current depends on the transistor behavior, so you should check with your process information.
 

kwkam

Full Member level 5
Joined
Feb 25, 2002
Messages
276
Helped
30
Reputation
60
Reaction score
13
Trophy points
1,298
Location
Somewhere on earth
Activity points
1,879
chip leakage?

It depends on what kind of process. For common CMOS process >0.25um, the transistor leakage is as low as nA order. Therefore, most of leakage come from careless design. For CMOS process <0.18um, the transistor leakage play the main part of the chip leakage
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top