Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How many colomns can be used for VIA?

Status
Not open for further replies.

dick_freebird

Advanced Member level 5
Joined
Mar 4, 2008
Messages
6,956
Helped
2,035
Reputation
4,074
Reaction score
1,883
Trophy points
1,393
Location
USA
Activity points
55,751
Multiple vias are better, to a point. Redundancy saves your
yield in big designs or poor-via-yield processes.

However beware of field loading or metal uptake effects in
large via beds (> 2xN). The norm is sparse vias and this is
what the process has to be optimized for. The interior vias
of large beds then do not represent the tuned-for case and
their quality / yield can suffer.
 

sulabh

Junior Member level 2
Joined
Nov 11, 2009
Messages
24
Helped
12
Reputation
24
Reaction score
12
Trophy points
1,283
Activity points
1,394
Usually multiple vias are preferred specially where current density is high, you can use an array of 3x3 if wide metal is available, as depending on the foundry there are different rule for NxN array and single via. Consideration should be design area and the signal current density being affected.
 
Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top