how I can generte systemC to C++ Converter

Thread starter uditkumar1983
Start date Apr 15, 2009

Status: Not open for further replies.

Apr 15, 2009

uditkumar1983

Advanced Member level 4

code converter c++ to systemc

Hi Friends,

I am having vhdl/verilog code, I got one converter from HDL to systemC, It is generating me systemC code without dependent of tool library,

Please tell me how I can generte systemc -> C++ (Independent of tool library).
I found few tools which are converting this but these are using tool library which I don't want.

My final aim is to convert from HDL to C++ ..

Please help me on this, Its very urgent for me...

Thanks in advance..

Thanks & Regards,
Udit Kumar

Status: Not open for further replies.

Similar threads

L
Delay Line Time To digital Converter
- Started by Lizwi
- Mar 3, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
K
explanation of how to translate C code into verilog
- Started by keikaku
- Mar 5, 2024
- Replies: 10
PLD, SPLD, GAL, CPLD, FPGA Design
A
How can I run verilog code with data at a specific time in the past?
- Started by alexis57
- Jan 28, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
M
How do I assign decimal values in verilog?
- Started by mahesh_namboodiri
- Jan 31, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
S
how to set global include in synplify, like vivado "set global include"
- Started by skyworld_cy
- Dec 21, 2023
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design

how I can generte systemC to C++ Converter

uditkumar1983

Advanced Member level 4

Similar threads

Privacy & Transparency

Privacy & Transparency