Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how does this spur come from? (PLL)

Status
Not open for further replies.

bigworm

Member level 3
Joined
Nov 13, 2004
Messages
62
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
507
I have tested the phase noise of PLL. the vco runs at 3.8GHz, and the probe is at the output of the divide-by-2.
the results show that there is a spur at frequency offset of 1MHz. the reference is 13MHz, and dividers are divide-by-2 and 8/9 divider.
I wonder how this spur comes? and also I noticed that the noise floor seems very high after frequency offset of 10M. it becomes flat rather than a slope.
why?
thank you.
 

biff44

Advanced Member level 5
Joined
Dec 24, 2004
Messages
4,837
Helped
1,354
Reputation
2,704
Reaction score
1,031
Trophy points
1,393
Location
New England, USA
Activity points
36,528
3800 MHz/13 MHz is not an integer. I suspect the pll is not set up like you stated.
 

bigworm

Member level 3
Joined
Nov 13, 2004
Messages
62
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
507
it is F-N PLL and the tuning rage of vco is 3700-3820MHz,
 

biff44

Advanced Member level 5
Joined
Dec 24, 2004
Messages
4,837
Helped
1,354
Reputation
2,704
Reaction score
1,031
Trophy points
1,393
Location
New England, USA
Activity points
36,528
And there is your answer. The phase detector comparison frequency is.....?
 

rfsystem

Advanced Member level 3
Joined
Feb 25, 2002
Messages
914
Helped
148
Reputation
292
Reaction score
38
Trophy points
1,308
Location
Germany
Activity points
9,550
If you observe an exact 1MHz spur and the reference is exact 13MHz you will have an periodicy of 13 reference cycles. That could only mean that your sigma-delta modulator does not generate good 8/9 divider sequences for the fractional division.

Is the 8/9 driven direct by sigma-delta at 32*13e6=416MHz or is there a swallow counter which is driven by the sigmal-delta at 13MHz?

If you can analyse the sigma-delta behaviour for the frequency setting where the spurs is you possible observe a digital limit cycle.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top