How do I use on chip memory to implement a finite state machine on a FPGA?

fpganewb · May 12, 2013

Could someone point me to some example verilog/vhdl code example that models a FSM which uses an explicit next state memory rather than if/else or case statments?

lucbra · May 13, 2013

I don't see the point why you would do this explicitely, but you'll have your reasons I suppose.

**broken link removed**

How do I use on chip memory to implement a finite state machine on a FPGA?

fpganewb

Newbie level 2

lucbra

Advanced Member level 2

fpganewb

Similar threads

How do I use on chip memory to implement a finite state machine on a FPGA?

fpganewb

Newbie level 2

lucbra

Advanced Member level 2

Similar threads

Privacy & Transparency

Privacy & Transparency