asic_architect
Newbie level 6
I have a RTL to synthesize in DC. How do I chose the value of various constraints like clock period, input/ output delay and multi cycle paths etc?
Follow along with the video below to see how to install our site as a web app on your home screen.
Note: This feature may not be available in some browsers.