Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How do DRC violations occur even if we give lef files as design rules?

Status
Not open for further replies.

biju4u90

Full Member level 3
Joined
Dec 10, 2014
Messages
172
Helped
3
Reputation
6
Reaction score
3
Trophy points
18
Activity points
1,437
In digital physical design, how do DRC violations occur even if we give lef files as design rules? In other words, why do the geometry violations like minimum spacing violations occur even though the minimum spacing requirements of metal layers are specified in the lef file?
 

Anand Cool B

Member level 2
Joined
Jan 13, 2014
Messages
47
Helped
7
Reputation
14
Reaction score
7
Trophy points
8
Activity points
293
On which technology you are working.If you are working on lower nodes it is because in place and route it is placing the metals irrespective of the metals beside so as it cannot maintain minimum spacing it is giving errors which is what i feel.
 

jbeniston

Advanced Member level 1
Joined
May 5, 2005
Messages
462
Helped
105
Reputation
212
Reaction score
72
Trophy points
1,308
Activity points
3,375
Sometimes because the router can't work out how to do it without creating a violation, because congestion is too high.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top