Jul 18, 2009 #1 J jadedfox Member level 1 Joined Jan 25, 2008 Messages 33 Helped 0 Reputation 0 Reaction score 0 Trophy points 1,286 Activity points 1,459 How do "bufif0" and "bufif1" in Verilog HDL create warning in synthesis? how does in Verilog HDL "bufif0" "bufif1" creates warning in synthesis? when can/should they be used to avoid warning?
How do "bufif0" and "bufif1" in Verilog HDL create warning in synthesis? how does in Verilog HDL "bufif0" "bufif1" creates warning in synthesis? when can/should they be used to avoid warning?
Jul 19, 2009 #2 J jadedfox Member level 1 Joined Jan 25, 2008 Messages 33 Helped 0 Reputation 0 Reaction score 0 Trophy points 1,286 Activity points 1,459 bufif verilog jadedfox said: how does in Verilog HDL "bufif0" "bufif1" creates warning in synthesis? when can/should they be used to avoid warning? Click to expand... any one....
bufif verilog jadedfox said: how does in Verilog HDL "bufif0" "bufif1" creates warning in synthesis? when can/should they be used to avoid warning? Click to expand... any one....