for example
for two different instances(maybe the same module but instance 2 times),
the same signal is connected the two instances, in the two instances, the signal is latched seperatly,
before synthesis, ungroup is excuted, the two register will be optimizated into one register?