Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how can i turn off a module clock width check when SDF annot

Status
Not open for further replies.
Z

zhongminchen

Newbie level 3
Joined
Dec 8, 2008
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,303
sdf $width check tcheck limit

because some IP clock width check value in SDF is wrong, so can i turn off these IP width check when SDF annotation? we can not hack the IP verilog library now...
and we are running it with NCsim.
Thanks
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top