Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How can I programme single gates in structure of CPLD orFPGA

Status
Not open for further replies.
smiga

smiga

Newbie level 3
Newbie level 3
Joined
May 14, 2003
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Poland
Visit site
Activity points
15
Hello,
How can I programme single primitive gates in structure of CPLD or FPGA?
I'm useing MAX+plus II and in that environment it is impossible (if I am not wrong) I can programme only macrocells (LCELL) - propagation delay about few ns.
I'd like to assemble delay line with single gates - propagation delay of one gate about 50-100 ps (maybe less)

thanks in advance for help
Arek
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top