Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how can I measure logic threshold in cadence analog des. env

Status
Not open for further replies.
A

amolgupta87

Newbie level 4
Joined
Aug 11, 2009
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,308
how can I measure logic threshold in cadence analog design environments of an inverter . or formulating problem in more generic way how can i find value of A(a design variable) for which some output expression attains some desired value.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top