Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Understanding analog multiplexer internal circuitry that contains extra MOSFETs

avi9526

Newbie
Newbie level 1
Joined
Sep 20, 2023
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
10
I saw some basic examples of analog switches with 2 MOSFETs. But then I check internal circuitry of the 74HC4051 described in the datasheet and there was some extra MOSFETs. See attached picture. Purpose of logics and the first MOSFET from right is clear but other MOSFETs are mystery to me. Could someone help me with that please.

Screenshot_%Y%M%D_%H%m%S-8.png
 
Hi,

that should be the "break before make" implementation. Each inverter will add a delay, ensuring a faster turn-off of the switch by the NAND, while the NOR will turn on the switch later. Consider two of this switches getting controlled at the same time, one should be opened, the other one closed. The two switches shall never be connected to "Z" at the same time. The additional 3 MOSFETS are needed to realize this function.

You can make a simple simulation including the delay of the individual logic gates to display the behaviour.

BR
 

LaTeX Commands Quick-Menu:

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top