Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How can i give IMAGE as an input in Verilog HDL?

Status
Not open for further replies.

kkpatel0071

Newbie level 3
Newbie level 3
Joined
Oct 3, 2013
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
25
My work is on xilinx FPGA board and title as DCT watermarking algorithm. Now i want to give input image 128*128 in verilog. It is 2D so i need to convert it into 1D so i can give it into my code. But how can i convert my 128*128 (2D) image block in to 1D?
 

you can give 1 pixel at a time in a raster scan method i.e u give one pixel frm left to right of first row of the image and then similarly for 2nd row till the 128 row of the image...so u start from left top position of the image to the right end position of the image..
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top