how can i generate oe signal for sda bidirection signal?

Similar threads

• E

  Signal I/O standard for GTH and GTR

  • Started by engr_joni_ee
  • Aug 28, 2023
  • Replies: 2

  PLD, SPLD, GAL, CPLD, FPGA Design
• VHDL. rewrite FOR LOOP using FOR GENERATE

  • Started by 4pi
  • Oct 26, 2023
  • Replies: 6

  PLD, SPLD, GAL, CPLD, FPGA Design
• A

  How can I run verilog code with data at a specific time in the past?

  • Started by alexis57
  • Jan 28, 2024
  • Replies: 2

  PLD, SPLD, GAL, CPLD, FPGA Design
• E

  Signal description of GTH transceivers

  • Started by engr_joni_ee
  • Aug 15, 2023
  • Replies: 7

  PLD, SPLD, GAL, CPLD, FPGA Design
• [SOLVED] NOR flash read/write for SPI signal integrity mesurements

  • Started by dpaul
  • May 31, 2023
  • Replies: 6

  PLD, SPLD, GAL, CPLD, FPGA Design