hopping code receiver problem with pic16f876a

Thread starter yaser222
Start date Jun 20, 2014

Status: Not open for further replies.

Jun 20, 2014

yaser222

Newbie level 1

Hello Friend
I have reviewed the information and tried to implement C program in AN745 documents on

pic16f876a.it worke well untile it can implement the learning stage, everything went well and

learn transmitter successfully, but when i write this DisLo != IDLo in DeCHK function everything

suddenly changed and the receiver cant learn and nothing do just when i press the learn button

LED goes on and continue untile the learning time passed and turn off,nothing learn Please help

me thank you so much

Status: Not open for further replies.

Similar threads

A
How can I run verilog code with data at a specific time in the past?
- Started by alexis57
- Jan 28, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
X
Still have problem with understanding `include in Verilog
- Started by Xenon02
- Oct 2, 2023
- Replies: 8
PLD, SPLD, GAL, CPLD, FPGA Design
R
problem of fpga
- Started by rllv24
- Mar 24, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
S
Cannot identify inferring latches in code
- Started by sims0702
- Apr 12, 2024
- Replies: 10
PLD, SPLD, GAL, CPLD, FPGA Design
N
Add EMIF IP to VHDL code
- Started by nelky22
- Mar 16, 2024
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design

hopping code receiver problem with pic16f876a

yaser222

Newbie level 1

Similar threads

Privacy & Transparency

Privacy & Transparency