Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Hole in LNA pcb under fet transistor to reduce inductance.

Status
Not open for further replies.

Terminator3

Advanced Member level 3
Joined
Feb 25, 2012
Messages
806
Helped
71
Reputation
142
Reaction score
67
Trophy points
1,308
Activity points
9,042
What mechanism stays behind this method? Is it only to provide good grounding in common source amp or smthing else. Its a huge hole, not via. I think it is plated.
 

volker@muehlhaus

Advanced Member level 5
Joined
Apr 11, 2014
Messages
2,627
Helped
1,004
Reputation
2,014
Reaction score
1,000
Trophy points
1,393
Activity points
16,829
It seems that this "large via hole" is designed for minimum path length to ground. The only way to reduce RF inductance is to keep the path as short as possible, so it would make sense.

Using many vias at different distances is quite useless because vias with a longer path have almost no effect on total inductance at RF frequencies.
 

Terminator3

Advanced Member level 3
Joined
Feb 25, 2012
Messages
806
Helped
71
Reputation
142
Reaction score
67
Trophy points
1,308
Activity points
9,042
What if we solder source pin directly to ground plane on the other side of pcb? Although need to put vias on gate and drain, i can imagine gate and drain can be coupled to waveguides without vias. For high gain amplification and still stable solution
 
Last edited:

Terminator3

Advanced Member level 3
Joined
Feb 25, 2012
Messages
806
Helped
71
Reputation
142
Reaction score
67
Trophy points
1,308
Activity points
9,042
To clarify my previous post i must add that good grounding of source pin makes easy use of s-parameters given by manufacturer. If VNA is available it is not a big problem. (Adding inductance to source pin can move things far away and stability circles would be wrong)
 

volker@muehlhaus

Advanced Member level 5
Joined
Apr 11, 2014
Messages
2,627
Helped
1,004
Reputation
2,014
Reaction score
1,000
Trophy points
1,393
Activity points
16,829
To clarify my previous post i must add that good grounding of source pin makes easy use of s-parameters given by manufacturer.

Understood, but measured S-parameters by the manufacturer also include some source length (as short as possible with optimum via location and thin PCB).
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top