Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Hold time for level triggered D flip-flop

Status
Not open for further replies.

A.Anand Srinivasan

Advanced Member level 5
Joined
Oct 15, 2005
Messages
1,804
Helped
257
Reputation
514
Reaction score
39
Trophy points
1,328
Location
India
Activity points
10,680
In flip-flops i heard of setup time and hold time for level triggered D flip-flop
i was able to understand about setup time but i couldn't understand hold time can someone explain it
 

verilog_coder

Member level 3
Joined
Jan 4, 2006
Messages
55
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,288
Location
Pakistan
Activity points
1,725
hold time

hold time is the time for which the input of the flip flop have to maintain its state after the flip flop samples.
 

IanP

Advanced Member level 5
Joined
Oct 5, 2004
Messages
7,942
Helped
2,309
Reputation
4,620
Reaction score
531
Trophy points
1,393
Location
West Coast
Activity points
66,459

eda_freak

Member level 3
Joined
Jun 20, 2005
Messages
62
Helped
12
Reputation
24
Reaction score
2
Trophy points
1,288
Activity points
1,997
Re: hold time

first of all a level triggered device is a latch and an edge triggered device a flip-flop..now the input needs to be stable for some time after clock edge in order to obtain correct output....ul learn about this if u study the architechture of a flip-flops...now flip-flop designs are there which do not even have the concept of hold time, they have only setup time requirement...u can read more about the setup and holdtime concepts in metastability. im attaching a doc on it...
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top