Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hold is more important bcoz if there is any setup voilatin one can avoid it by decreasing the frequency of operation. since hold is independent of frequency of operatiin u need to resolve the problem before implimenting the design on the silicon.
hi guys, I have question about the setup and hold time timing closure. I agree that hold time is important since it is independant of frequence. But what is the most significant aspect that will impact the hold time? I think the real silicon have a lot of noise and delay that will impact the minimum clock period. Is it also true for hold time?