Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

high voltage amplifier

Status
Not open for further replies.

predator89

Member level 1
Joined
Sep 7, 2015
Messages
35
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Location
Denmark
Activity points
297
I have to design a high voltage amplifier using high voltage mosfets on cadance. Its application is to amplify the output of Digital to analog converter. Amplifier should have this ratings
Input range is 0 to 3 V
Output range is 0 to 50 V

So for this design I started low voltage input stage consisting two stage opamp.
And now i am planning to design a output stage with push pull amplifier consisting HVMOS.
But I am confused will that work? and if yes how can i interface high voltage output stage with the low voltage opamp?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top