Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

high performance d flip flop using low power clocking system

Status
Not open for further replies.

prathyusha430

Newbie level 3
Newbie level 3
Joined
Feb 7, 2015
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
15
can I know how to calculate w/l ratio for a circuit for 130nm technology and how to determine setup time and hold time for a flip flop
 

For the w/l ratios you could probably use min. size values. Perhaps adapt the load driver stage to a w/l value appropriate for the load.

For setup & hold time determination e.g. see this HSPICE User Guide Simulation and Analysis, Chapter 19, pp. 674 ff. for the timing, and perhaps Bisection/Passfail simulator options.
 

For a flip flop you use digital circuits so first select a minimum size for an inverter by proper switching point that is Vdd/2.

use this as a minimum size and scale this size according to your loading.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top