Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Help: QAM Modulator - Verilog source code failed to compile

Status
Not open for further replies.

TTW

Newbie level 2
Joined
Mar 4, 2006
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,303
Hi I am an undergraduate student , currently i am doing 1 project
about design a QAM 16 modulator.

I had found a souce code in verilog format about the modulator .

But i failed to compile it in NC simulator ( cadence ) and cant
synthesis it in PKS ( cadence )

Any one can help me or provide me other source code that
can be synthesis in VHDL or verilog format ?

I think that most probably is the source code prob. not my tools' prob.

Thanks a lot .

Below is the source code :

module qam16(in,out);
input [0:3] in;
output out;
voltage in,out;

parameter real freq = 1.0 from (0:inf);
parameter real ampl = 1.0, thresh = 2.5;
parameter real tdelay = 0 from [0:inf),
ttransit = 1/freq;

real x,y,phi;
integer row,col;

analog
begin
row = 2*(V(in[3]) > thresh + V(in[2]) > thresh);
col = 2*(V(in[1]) > thresh + V(in[0]) > thresh);

x = transition(row-1.5,tdelay,ttransit);
y = transition(col-1.5,tdelay,ttransit);

phi = 2 * `M_PI * freq * $realtime();
V(out) <+ ampl * (x * cos(phi) + y * sin(phi));
end
endmodule
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top