LatticeSemiconductor
Member level 2
- Joined
- Aug 31, 2013
- Messages
- 45
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 6
- Activity points
- 589
Hi, i am using Aldec Active HDL Simulator (Lattice OEM)
i got the following error message: Library "MACHXO3L" not found (Machxo3l is the FPGA i use, from Lattice)
till now i used a pragma for simulation to ignore this, but whenever i regenerate the PLL (core), i have to modify this again (and i did so on other files)
the smarter way would be to include the missing lib in the macro, but this i could not find out how to do.
Lattice help says the precompiled library is contained in <root>[../]+/vlib/machxo3l
Aldec says i should use this command: designverlibrarysim
i did so for other libraries successfully (pmi_work, ovi_machxo3l) but could not include vlib
can anyone point me to anywhere... the help library for macros is huge on Aldec, and i'm lost
many thanks in advance...
the macro looks like this:
i got the following error message: Library "MACHXO3L" not found (Machxo3l is the FPGA i use, from Lattice)
till now i used a pragma for simulation to ignore this, but whenever i regenerate the PLL (core), i have to modify this again (and i did so on other files)
the smarter way would be to include the missing lib in the macro, but this i could not find out how to do.
Lattice help says the precompiled library is contained in <root>[../]+/vlib/machxo3l
Aldec says i should use this command: designverlibrarysim
i did so for other libraries successfully (pmi_work, ovi_machxo3l) but could not include vlib
can anyone point me to anywhere... the help library for macros is huge on Aldec, and i'm lost
many thanks in advance...
the macro looks like this:
Code Bash - [expand] 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 ### sim ####################################################################### set SRC_DIR "C:\ ... \sim" set TARGET_DEVICE machxo3l setenv SIM_WORKING_FOLDER . set newDesign 0 if not [exist $SRC_DIR/sim_dir/sim_dir.adf] design create sim_dir $SRC_DIR set newDesign 0 endif design open $SRC_DIR/sim_dir @cd $SRC_DIR @designverincludedir -clear @designverlibrarysim -PL -clear @designverlibrarysim -L -clear @designverlibrarysim -PL pmi_work @designverlibrarysim ovi_machxo3l @designverlibrarysim pcsd_work @designverdefinemacro -clear # include required configuration files .... # specify top module - architecture name of the testbench needs to be indicated here @vsim -O5 +access +r functional_sim_tb -L pmi_work -L pcsd_aldec_work -L ovi_machxo3l -t 1ps clear -con @run 100 ns
Last edited: